



UNITED STATES PATENT AND TRADEMARK OFFICE

APR 08 2002

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. 20231
www.uspto.gov

APPLICATION NUMBER	FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
09/783,303	02/15/2001	2811	790	04329.2507	8	18	4

22852
FINNEGAN, HENDERSON, FARABOW, GARRETT &
DUNNER LLP
1300 I STREET, NW
WASHINGTON, DC 20005

FILING RECEIPT



OC00000005921551

Date Mailed: 03/30/2001

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Customer Service Center. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the PTO processes the reply to the Notice, the PTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Hideki Nozaki, Kawasaki-shi, JAPAN;
Yoshiro Baba, Yokohama-shi, JAPAN;
Motoshige Kobayashi, Kawasaki-shi, JAPAN;

Continuing Data as Claimed by Applicant

Foreign Applications

JAPAN 2000-038469 02/16/2000

If Required, Foreign Filing License Granted 03/30/2001

Title

Semiconductor device for use in power-switching device and method of manufacturing the same

Preliminary Class

257

Data entry by : LADRINGAN, JUDITH


Team : OIPE

Date: 03/30/2001



APR 03 2002
4/20
4/2

Docket No. 217760US2S



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: *Motoshige KOBAYASHI et al.*

SERIAL NO: 10/025,744

FILED: 12/26/2001

FOR: SEMICONDUCTOR DEVICE

GAU: 2812

EXAMINER:

RECEIVED
APR - 3 2002
TECHNICAL CENTER 2800

INFORMATION DISCLOSURE/RELATED CASE STATEMENT UNDER 37 CFR 1.97

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

SIR:

Applicant(s) wish to disclose the following information.

REFERENCES

- ☐ The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- ☒ Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the claims and drawings of the pending application is attached.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- ☐ Each item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- ☐ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

- ☒ Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.



22850

Tel. (703) 413-3000
Fax. (703) 413-2220
(OSMMN 10/98)

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.

Joseph A. Scafetta Jr.

Gregory J. Maier
Registration No. 25,599

Joseph A. Scafetta, Jr.
Registration No. 26,803



RECEIVED
APR-9 2002
TECHNICAL SERVICES 2800

LIST OF RELATED CASES

<u>Docket Number</u>	<u>Serial or Patent No.</u>	<u>Filing or Issue Date</u>	<u>Status or Patentee</u>
PER CLIENT	09/783,303	02/15/01	UNKNOWN
217760US2S*	10/025,744	12/26/01	PENDING

*Present application; listed for information

GJM/ae

I:\em\EMRel\217s218s\217760US LIST.wpd



RECEIVED
APR-9 2002
TECHNICAL CENTER 2600

- 1 -

TITLE OF THE INVENTION

SEMICONDUCTOR DEVICE FOR USE IN POWER-SWITCHING DEVICE
AND METHOD OF MANUFACTURING THE SAME

CROSS-REFERENCE TO RELATED APPLICATIONS

5 This application is based upon and claims the
benefit of priority from the prior Japanese Patent
Application No. 2000-038469, filed February 16, 2000,
the entire contents of which are incorporated herein by
reference.

10 BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor
device for use in a power-switching device such as an
insulated gate bipolar transistor (IGBT) and a power
MOSFET and a method of manufacturing the same.

15 A semiconductor device having a punch-through
structure (referred to as a PT structure hereinafter)
is generally used in a power-switching device. If the
power-switching device is an IGBT, the PT structure
causes an N⁻ layer to be completely depleted when the
20 highest voltage is applied to the IGBT.

FIG. 12 exemplifies an IGBT having a PT structure.
As FIG. 12 shows, a P⁻-type diffusion layer 42 is
formed on the surface of an N⁻ layer 41 formed by
epitaxial growth (hereinafter referred to as an N⁻ epi-
25 wafer), and an N⁺-type diffusion layer 43 and a P⁺-type
diffusion layer 44 are formed on the layer 42. A gate
electrode 47 is formed in the N⁻ epi-wafer 41 with

a gate insulation film 46 interposed therebetween, and an emitter electrode 61 is selectively formed above the N⁻ epi-wafer 41. Furthermore, an N⁺-type buffer layer 62 (referred to as an N⁺ buffer layer hereinafter) is formed on the underside of the N⁻ epi-wafer 41, and a P⁺-type anode layer 63 (referred to as a P⁺ anode layer hereinafter) is formed on the underside of the layer 62. A collector electrode 64 is also formed on the underside of the P⁺ anode layer 63. If the IGBT is a product having a withstanding voltage of 1200V, the thickness of the N⁻ epi-wafer 41 is 100 μm , that of the N⁺ buffer layer 62 is 5 μm , and that of the P⁺ anode layer 63 is 400 μm .

In the IGBT having such a PT structure, a depletion layer grows from the P⁻-type diffusion layer 42 to the N⁻ epi-wafer 41 when a switch is off. The N⁺ buffer layer 62 suppresses the growth of the depletion layer and prevents the depletion layer from contacting the P⁺ anode layer 63.

Since the IGBT includes the P⁺ anode layer 63, a number of holes are implanted into the N⁻ epi-wafer 41 from the P⁺ anode layer 63, thereby increasing an energy loss when the switch is off (referred to as E_{off} hereinafter). In order to reduce the E_{off}, the N⁺ buffer layer 62 having a thickness of 5 μm or more is provided, and an electron beam and a photon radiation are emitted to cause crystal defects.

However, a wafer used in the PT structure corresponds to the N^- epi-wafer 41 that grows epitaxially. The IGBT having a PT structure therefore has the problem that the manufacturing cost of the
5 wafer is high.

A Raw wafer, which is not processed, can be considered to be an inexpensive wafer used in place of the epi-wafer 41, and an IGBT having a non-punch-through structure (referred to as an NPT structure
10 hereinafter) using the Raw wafer is realized. The NPT structure causes an N^- layer to be depleted only 70% to 80% when the highest voltage is applied to the IGBT, unlike the PT structure.

FIG. 13 exemplifies an IGBT having an NPT
15 structure. In FIG. 13, the same constituting elements as those of the IGBT having a PT structure shown in FIG. 12 are indicated by the same reference numerals.

In the NPT structure, an N^- layer 71 is formed in place of the N^- epi-wafer 41 and the N^+ buffer layer 62
20 of the PT structure. If the IGBT is a product having a withstanding voltage of 1200V, the thickness of the N^- layer 71 is 200 μm and that of the P^+ anode layer 63 is 400 μm . In the IGBT shown in FIG. 13, the constituents other than the N^- layer 71 are
25 the same as those of the IGBT shown in FIG. 12 and thus their descriptions are omitted.

In the IGBT having an NPT structure, the N^- layer

71 should be formed up to such a desired thickness as to prevent a depletion layer, which expands when the highest voltage is applied to the IGBT, from reaching a collector electrode 64. More specifically, if the IGBT is a product having a withstanding voltage of 1200V, the thickness of the N⁻ layer 71 should be 200 μ m to obtain a cutoff voltage when a switch is off, whereas in the PT structure the thickness of the N⁻ epi-wafer 41 has only to be about 100 μ m. In other words, the NPT structure necessitates an N⁻ layer which is twice as thick as that of the PT structure in order to create the same withstanding voltage. The NPT structure therefore has the problem that power consumption increases more greatly than that in the PT structure when a switch is on.

One therefore requires that an IGBT (not shown) having a PT structure using a Raw wafer be realized and, in other words, one requires an IGBT in which an N⁺ buffer layer and a P⁺ anode layer are formed on the underside of a Raw wafer. The PT structure using a Raw wafer decreases a manufacturing cost and produces a device that can suppress power consumption more greatly than that having an NPT structure. The N⁺ buffer layer should be formed up to such a thickness that a depletion layer is stopped from reaching an anode layer by a reverse withstanding voltage to create a device withstanding voltage and reduce

the Eoff.

In the IGBT having a PT structure using a Raw wafer, however, a surface structure (a P⁻-type diffusion layer, etc.) of the wafer is difficult to form after the wafer is thinned. Thus, after the surface structure of the wafer is formed, the wafer is thinned and then the underside structure (an N⁺ buffer layer, etc.) is formed by ion implantation, annealing and the like. Taking into consideration that heat damage is caused to the surface of the wafer, there is a limit to diffusion temperatures. In other words, it was difficult to form an N⁺ buffer layer having a thickness (e.g., 5 μ m or more) necessary for generating a device withstanding voltage and reducing the Eoff. It has been therefore thought that an IGBT having a PT structure using a Raw wafer is difficult to achieve.

As described above, the IGBT having a PT structure using an epi-wafer has the problem that the epi-wafer increases in manufacturing cost. The IGBT having an NPT structure using a Raw wafer has the problem that power consumption increases when a switch is on.

Furthermore, the IGBT having a PT structure using a Raw wafer, which is proposed to overcome the above problems, has the problem that an N⁺ buffer layer having a desired thickness is difficult to form because heat damage is caused to the surface and restricts

the formation of an underside structure.

Consequently, it is difficult to form an IGBT capable of reducing in manufacturing cost and suppressing power consumption.

5

BRIEF SUMMARY OF THE INVENTION

The present invention has been developed in order to resolve the above problems and its object is to provide a semiconductor device capable of reducing manufacturing costs and suppressing power consumption and a method of manufacturing the same.

To attain the above object, the present invention has the following structures:

A first semiconductor device of the present invention comprises a first diffusion region of a second conductivity type formed on a surface of a semiconductor substrate of a first conductivity type, a second diffusion region of the first conductivity type selectively formed on a surface of the first diffusion region, a gate electrode formed in or on the semiconductor substrate with a gate insulation film interposed therebetween, an emitter electrode electrically insulated from the gate electrode and selectively formed on the semiconductor substrate, an inactive region of the first conductivity type formed on an underside of the semiconductor substrate, the inactive region having incompletely activated ions, an active region of the first conductivity type formed

on an underside of the inactive region, the active region having highly activated ions, an anode layer of the second conductivity type formed on an underside of the active region, and a collector electrode formed on an underside of the anode layer.

A second semiconductor device of the present invention comprises a first diffusion region of a second conductivity type formed on a surface of a semiconductor substrate of a first conductivity type, a second diffusion region of the first conductivity type selectively formed on a surface of the first diffusion region, a gate electrode formed in or on the semiconductor substrate with a gate insulation film interposed therebetween, a source electrode electrically insulated from the gate electrode and selectively formed on the semiconductor substrate, an inactive region of the first conductivity type formed on an underside of the semiconductor substrate, the inactive region having incompletely activated ions, an active region of the first conductivity type formed on an underside of the inactive region, the active region having highly activated ions, and a drain electrode formed on an underside of the active region.

A third semiconductor device of the present invention comprises a first diffusion region of a second conductivity type formed on a surface of

a semiconductor substrate of a first conductivity type,
a second diffusion region of the first conductivity
type selectively formed on a surface of the first
diffusion region, a gate electrode formed in or on
5 the semiconductor substrate with a gate insulation
film interposed therebetween, a source electrode
electrically insulated from the gate electrode and
selectively formed on the semiconductor substrate,
an inactive region of the first conductivity type
10 formed on an underside of the semiconductor substrate,
the inactive region having incompletely activated ions,
and a drain electrode formed on an underside of the
inactive region.

In the first to third semiconductor devices, the
15 electrical activation rate X of the ions of the
inactive region is expressed as $1\% \leq X \leq 30\%$.

In the first to third semiconductor devices, the
integrated carrier concentration Y of the inactive
region is expressed as $1 \times 10^{12}/\text{cm}^2 \leq Y \leq 1 \times$
20 $10^{15}/\text{cm}^2$.

In the first semiconductor device, the carrier
concentration of the active region is higher than that
of the inactive region, and a carrier concentration of
the anode layer is higher than that of the active
25 region. The ratio Z of carrier concentration of
the anode layer to that of the active region is given
by $1 < Z < 100$.

In the second semiconductor device, the carrier concentration of the active region is higher than that of the inactive region.

5 A method of manufacturing a semiconductor device
of the present invention, comprises the steps of
forming a first diffusion region of a second
conductivity type on a surface of a semiconductor
substrate of a first conductivity type, selectively
forming a second diffusion region of the first
10 conductivity type on a surface of the first diffusion
region, forming a gate electrode in or on the
semiconductor substrate with a gate insulation film
interposed therebetween, selectively forming an emitter
electrode on the semiconductor substrate, polishing an
15 underside of the semiconductor substrate, forming an
active region of the first conductivity type on the
underside of the semiconductor substrate and an anode
layer of the second conductivity type on an underside
of the active region by heat treatment after ions are
20 implanted into the underside of the semiconductor
substrate, the active region having highly activated
ions, forming a collector electrode on an underside of
the anode layer after the ions are implanted into the
underside of the semiconductor substrate, and forming
25 an inactive region of the first conductivity type
between the semiconductor substrate and the active
region by heat treatment, the inactive region having

incompletely activated ions.

The present invention thus provides a semiconductor device capable of reducing manufacturing costs and suppress power consumption and a method of
5 manufacturing the same.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects
10 and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated
15 in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of
20 the invention.

FIG. 1A is a cross-sectional view showing a trench IGBT according to a first embodiment of the present invention;

FIG. 1B is a cross-sectional view showing a planar IGBT according to the first embodiment of the present
25 invention;

FIG. 2 is a diagram showing a relationship between

the depth from the underside of a wafer and the carrier concentration in the IGBT according to the first embodiment of the present invention;

FIG. 3 is a diagram showing a relationship between
5 the activation rate of an inactive region of the IGBT according to the first embodiment of the present invention and the withstanding voltage thereof;

FIG. 4 is a diagram showing a relationship between
the integrated carrier concentration of an inactive
10 region of the IGBT according to the first embodiment of the present invention and the withstanding voltage thereof;

FIG. 5 is a diagram showing a correlation between
a P/N ratio and a $V_{CE(sat)}$ - E_{off} characteristic in the
15 IGBT according to the first embodiment of the present invention;

FIG. 6 is a diagram showing a $V_{CE(sat)}$ - E_{off}
characteristic in the IGBT according to the first
embodiment of the present invention;

20 FIG. 7A is a cross-sectional view showing a trench power MOSFET according to a second embodiment of the present invention;

FIG. 7B is a cross-sectional view showing a planar
power MOSFET according to the second embodiment of the
25 present invention;

FIG. 8 is a diagram showing a relationship between
the depth from the underside of a wafer and the carrier

concentration in the power MOSFET according to the second embodiment of the present invention;

FIG. 9 is a diagram showing a relationship between the activation rate of an inactive region of the power MOSFET according to the second embodiment of the present invention and the withstanding voltage thereof;

FIG. 10 is a diagram showing a relationship between the depth of a substrate and the field intensity when a withstanding voltage is applied to the power MOSFET according to the second embodiment of the present invention;

FIG. 11A is a cross-sectional view showing a trench power MOSFET according to a third embodiment of the present invention;

FIG. 11B is a cross-sectional view showing a planar power MOSFET according to the third embodiment of the present invention;

FIG. 12 is a cross-sectional view showing a prior art IGBT having a PT structure; and

FIG. 13 is a cross-sectional view showing a prior art IGBT having an NPT structure.

DETAILED DESCRIPTION OF THE INVENTION

Embodiments of the present invention will now be described with reference to the accompanying drawings.

[First Embodiment]

The first embodiment of the present invention is directed to an insulated gate bipolar transistor (IGBT)

having a punch-through structure (referred to as a PT structure hereinafter) using a Raw wafer and characterized in that the IGBT has two N^+ buffer layers having different carrier concentrations.

5 FIG. 1A is a cross-sectional view of a trench IGBT according to the first embodiment of the present invention. Referring to FIG. 1A, a method of forming the IGBT will be discussed.

10 First, a P^- -type diffusion layer 12 is formed on the surface of an N^- -type silicon substrate 11 (referred to as an N^- layer hereinafter) serving as a Raw wafer, and an N^+ -type diffusion layer 13 and a P^+ -type diffusion layer 14 are selectively formed on the surface of the layer 12. Then, a trench 15 is
15 formed to such a depth as to reach the N^- layer 11. A gate insulation film 16 is formed on the entire surface of the resultant structure, and a metal film is formed on the gate insulation film 16. After that, both the gate insulation film 16 and the metal film are
20 selectively removed, and a gate electrode 17 is formed by the gate insulation film 16 in the trench 15. Then, an emitter electrode 31, which is electrically insulated from the gate electrode 17, is selectively formed above the N^- layer 11. The formation of the
25 surface structure of the wafer is thus completed.

 The underside of the wafer is polished to have a given thickness corresponding to a withstanding voltage

of the device. In order to set the withstanding voltage of the device to, e.g., 1200V, the underside of the wafer is polished such that the N^- layer 11 has a thickness of 100 μm .

5 Phosphorus is ion-implanted into the underside of the wafer at an acceleration voltage of 100 keV and a dose of $5 \times 10^{13}/cm^2$. Boron is then ion-implanted thereinto at an acceleration voltage of 50 KeV and a dose of $3 \times 10^{14}/cm^2$. After that, the resultant
10 structure is thermally treated at a temperature of 900°C by rapid thermal annealing (RTA) to activate the ions. Thus, an activated N^+ buffer layer 19 having a thickness of 0.4 μm (referred to as an active region hereinafter) and a P^+ -type anode layer 32 having a
15 thickness of 0.5 μm (referred to as a P^+ anode layer hereinafter) are formed on the underside of the wafer. The activation rate of the active region 19 need not be 100% but can be about 70%, for example.

 Phosphorus is then ion-implanted into the
20 underside of the wafer at an acceleration voltage of 500 keV and a dose of $1 \times 10^{14}/cm^2$. A collector electrode 33, which is made of a metal film, is formed on the underside of the P^+ anode layer 32. After that, the resultant structure is thermally
25 treated at a temperature of 500°C to activate the ions. Thus, an incompletely activated N^+ buffer layer 21 (referred to as an inactive region hereinafter) is

formed between the N^- layer 11 and the active region 19. The electrical activation rate of ions in the inactive region 21 is about 10%, for example.

The N^+ buffer layer constituted of the active region 19 and the inactive region 21 has a thickness of about $1.0\ \mu\text{m}$, while the P^+ anode layer 32 has a thickness of about $0.5\ \mu\text{m}$. In contrast, in the conventional PT structure using a Raw wafer, the thickness of the N^+ buffer layer is $5\ \mu\text{m}$ or more, and that of the P^+ anode layer is $400\ \mu\text{m}$. In other words, the first embodiment allows the N^+ buffer layers 19 and 21 and the P^+ anode layer 32 to be thinned more greatly than the conventional PT structure using a Raw wafer. The N^+ buffer layers 19 and 21 and P^+ anode layer 32 of the first embodiment can thus be formed by heat treatment in a short time. Even though the underside of the wafer is heat-treated after the surface structure thereof is formed, no heat damage is caused to the surface of the wafer. If the total thickness of the N^+ buffer layers 19 and 21 is $3.0\ \mu\text{m}$ or less, no heat damage is caused to the surface of the wafer.

The IGBT according to the first embodiment is not limited to a trench gate electrode but can be a planar gate electrode.

FIG. 1B is a cross-sectional view of a planar IGBT according to the first embodiment of the present invention. As FIG. 1B illustrates, a P-type diffusion

layer 12' is formed on the surface of an N⁻ layer 11, and an N⁺-type diffusion layer 13 is selectively formed on the surface of the layer 12'. A gate electrode 17 is formed on the N⁻ layer 11 with a gate insulation film 16 interposed therebetween. If this planar IGBT is a product having a withstanding voltage of 1200V, the thickness of the N⁻ layer 11 is 100 μm , that of the N⁺ buffer layer constituted of the active region 19 and inactive region 21 is 1.0 μm , and that of the P⁺ anode layer 32 is 0.3 μm . The thickness of the N⁻ layer 11 is the thickness from the underside of the N⁻ layer 11 to the underside of the layer 12'. Since the other structure is the same as that of the trench IGBT, its description is omitted.

FIG. 2 shows a relationship between the depth from the underside of the wafer and the concentration of carriers. As FIG. 2 shows, the carrier concentration of the active region 19 is higher than that of the inactive region 21, while the carrier concentration of the P⁺ anode layer 32 is higher than that of the active region 19. In other words, the carrier concentration increases toward the collector electrode 33. The carrier concentration of the underside of the P⁺ anode layer 32 is set to $1 \times 10^{18}/\text{cm}^3$ or higher in order to obtain good contact of the P⁺ anode layer 32 with the collector electrode 33 formed on the underside of the layer 32.

FIG. 3 shows a relationship between the activation rate of the inactive region and the withstanding voltage of the device. As is seen from FIG. 3, the device decreases in withstanding voltage when the activation rate of the inactive region 21 is 1% or less. This is because the ions, which are not activated but remain when they are implanted, cause crystal defects and the crystal defects generate carriers. Even when the activation rate of the inactive region 21 is 30% or higher, the device decreases in withstanding voltage, because the field intensity varies greatly. It is thus desirable that activation rate X_1 of the inactive region 21 satisfy the following expression (1), and it is the most desirable that activation rate X_1 be 10%.

$$1\% \leq X_1 \leq 30\% \quad \dots (1)$$

FIG. 4 shows a relationship between the integrated carrier concentration of the inactive region and the withstanding voltage of the device. The integrated carrier concentration corresponds to an amount of carrier concentration integrated in the depth direction. As is seen from FIG. 4, the integrated carrier concentration has to be $1 \times 10^{12}/\text{cm}^2$ or higher in order that the inactive region 21 can serve as a stopper of a depletion layer. It also has to be $1 \times 10^{15}/\text{cm}^2$ or lower in order that the field intensity of the inactive region 21 less varies than that of

the active region 19. If, therefore, integrated carrier concentration Y of the inactive region 21 satisfies the following expression (2), the device can be prevented from decreasing in withstanding voltage.

5 $1 \times 10^{12}/\text{cm}^2 \leq Y \leq 1 \times 10^{15}/\text{cm}^2 \quad \dots (2)$

FIG. 5 shows a correlation between a P/N ratio and a VCE(sat)-Eoff characteristic. The P/N ratio is a ratio of the concentration (P) of the P⁺ anode layer 32 to that (N) of the inactive region 21 when the
10 activation rate of the inactive region 21 is 10%. The VCE(sat) is saturation voltage between the collector electrode 33 and the emitter electrode 31 when the gate on. The Eoff is an energy loss when the switch is off.

As FIG. 5 shows, the balance of concentration
15 (P/N ratio) between the P⁺ anode layer 32 and the active region 19 greatly affects the VCE(sat)-Eoff characteristic. When the P/N ratio is 100 or more, VCE(sat) hardly varies but Eoff greatly increases. It is thus desirable that P/N ratio Z satisfy the
20 following expression (3):

$1 < Z < 100 \quad \dots (3)$

According to the foregoing first embodiment of the present invention, the growth of a depletion layer is suppressed by forming an N⁺ buffer layer of the active
25 and inactive regions 19 and 21 having different electrical activation rates of ions.

As compared with the prior art wherein the growth

of a depletion layer is suppressed by thickening the N^+ buffer layer, the first embodiment of the present invention allows the N^+ buffer layer to be thinned and hence power consumption can be suppressed when the switch is on.

Since the N^+ buffer layer varies in carrier concentration as shown in FIG. 2, the field intensity varies gently. Consequently, it is possible to prevent carriers from being generated and thus improve the withstanding voltage of the device.

Since, moreover, an IGBT having a PT structure can be obtained using a Raw wafer, its manufacturing cost can be decreased more than that of an IGBT using an epi-wafer.

In the first embodiment, the active region 19 having a thickness of $0.4 \mu m$ serves as a first layer for preventing holes from being injected from the anode layer 32. Usually the active region necessitates having a thickness of at least $5 \mu m$ such that only the active region can suppress the injection of holes. According to the first embodiment, however, the incompletely-activated inactive region 21 is provided in contact with the active region 19, and hence the holes can be trapped with efficiency even though the active region 19 is thin. In other words, since the N^+ buffer layer has a double structure of the inactive region 21 and the active region 19, the N^+ buffer layer

can be thinned 3 μm or less to thereby achieve an IGBT having a PT structure using a Raw wafer.

A number of crystal defects remain in the inactive region 21. The carrier lifetime (τ) in the inactive region 21 is therefore 0.1 μs or shorter, which enhances the carrier trapping effect. In the first embodiment, therefore, the $\text{VCE}(\text{sat})$ - E_{off} characteristic can be improved more greatly than that of the prior art IGBT having a PT structure using an epi-wafer. As shown in FIG. 6, therefore, the energy loss (E_{off}) can be decreased in the first embodiment.

By the above-described method, a 1200-V-withstanding-voltage IGBT whose operating voltage ($\text{VCE}(\text{sat})$) was 0.5V (100 A/cm²) lower than that of the IGBT having an NPT structure, was obtained (see FIG. 6). Another 1200-V-withstanding-voltage IGBT whose $\text{VCE}(\text{sat})$ - E_{off} characteristic was improved 30% more than that of the IGBT using an N⁻ epi-wafer, was obtained.

The method of manufacturing an IGBT is not limited to the foregoing first embodiment of the present invention. The IGBT can be produced by the following method.

As in the first embodiment described above, the surface structure of a wafer is formed and then the underside of the wafer is polished in accordance with the withstanding voltage of the device.

Phosphorus is ion-implanted into the underside of the wafer at an acceleration voltage of 200 keV and a dose of $1 \times 10^{14}/\text{cm}^2$ and then boron is ion-implanted thereinto at an acceleration voltage of 50 keV and a
5 dose of $1 \times 10^{15}/\text{cm}^2$. After that, the laser annealing thermally treats the resultant structure to activate the ions. By controlling the conditions of the laser annealing, a well-activated P^+ anode layer 32 having a thickness of $0.3 \mu\text{m}$, an active region 19 having a
10 thickness of about $0.4 \mu\text{m}$, and an inactive region 21 whose activation rate is about 10%, are simultaneously formed on the underside of the wafer. A collector electrode 33 of a metal film is then formed on the underside of the P^+ anode layer 32.

15 This method can also produce the same advantages as those of the first embodiment. Furthermore, the number of ion implantations is smaller than that in the first embodiment, so that the number of manufacturing steps can be reduced. Since, moreover, damage caused
20 to the surface of the wafer can be decreased, the yield can be improved.

[Second Embodiment]

The second embodiment of the present invention is directed to a power MOSFET having a PT structure using
25 a Raw wafer and, like the first embodiment, it is characterized in that the power MOSFET has two N^+ buffer layers having different carrier concentrations.

In the second embodiment, the same constituting elements as those of the first embodiment are indicated by the same reference numerals.

FIG. 7A is a cross-sectional view of a trench power MOSFET according to the second embodiment of the present invention. Referring to FIG. 7A, a method of manufacturing the power MOSFET will be discussed.

First, a P⁻-type diffusion layer 12 is formed on the surface of an N⁻-type silicon substrate 11 (referred to as an N⁻ layer hereinafter) serving as a Raw wafer, and an N⁺-type diffusion layer 13 and a P⁺-type diffusion layer 14 are selectively formed on the surface of the layer 12. Then, a trench 15 is formed to such a depth as to reach the N⁻ layer 11. A gate insulation film 16 is formed on the entire surface of the resultant structure, and a metal film is formed on the gate insulation film 16. After that, both the gate insulation film 16 and the metal film are selectively removed, and a gate electrode 17 is formed by the gate insulation film 16 in the trench 15. Then, a source electrode 18, which is electrically insulated from the gate electrode 17, is selectively formed above the N⁻ layer 11. The formation of the surface structure of the wafer is thus completed.

The underside of the wafer is polished to have a given thickness corresponding to a withstanding voltage of the device. In order to set the withstanding

voltage of the device to, e.g., 1200V, the underside of the wafer is polished such that the N^- layer 11 has a thickness of 100 μm .

Phosphorus is ion-implanted into the underside
5 of the wafer at an acceleration voltage of 50 keV and a dose of $1 \times 10^{14}/\text{cm}^2$. Then, the resultant structure is thermally treated at a temperature of 900°C by RTA to activate the ions. Thus, an activated N^+ buffer layer 19 having a thickness of 0.5 μm (referred to
10 as an active region hereinafter) is formed on the underside of the N^- layer 11. The activation rate of the active region 19 need not be 100% but can be about 70%, for example.

Phosphorus is then ion-implanted into the
15 underside of the wafer at an acceleration voltage of 300 keV and a dose of $1 \times 10^{14}/\text{cm}^2$. A drain electrode 20, which is made of a metal film, is formed on the underside of the active region 19. After that, the resultant structure is thermally treated at a
20 temperature of 500°C to activate the ions. Thus, an incompletely-activated N^+ buffer layer 21 (referred to as an inactive region hereinafter) is formed between the N^- layer 11 and the active region 19. The
25 electrical activation rate of ions in the inactive region 21 is about 10%, for example.

The thickness of an N^+ buffer layer constituted of the active region 19 and the inactive region 21 is

about 1.5 μm . In contrast, in the conventional PT structure using a Raw wafer, the thickness of the N^+ buffer layer is 5 μm or more. In other words, the second embodiment allows the N^+ buffer layers 19 and 21 to be thinned more greatly than the conventional PT structure using a Raw wafer. The N^+ buffer layers 19 and 21 of the second embodiment can thus be formed by heat treatment in a short time. Even though the underside of the wafer is heat-treated after the surface structure thereof is formed, no heat damage is caused to the surface of the wafer. If the total thickness of the N^+ buffer layers is 3.0 μm or less, no heat damage is caused to the surface of the wafer. Since the heat treatment is executed in order to form the inactive region 21 after the drain electrode 20 is formed, good contact of the active region 19 with the drain electrode 20 can be obtained.

The power MOSFET according to the second embodiment is not limited to a trench gate electrode but can be a planar gate electrode.

FIG. 7B is a cross-sectional view of a planar power MOSFET according to the second embodiment of the present invention. As FIG. 7B illustrates, a P-type diffusion layer 12' is formed on the surface of an N^- layer 11, and an N^+ -type diffusion layer 13 is selectively formed on the surface of the layer 12'. A gate electrode 17 is formed on the N^- layer 11 with

a gate insulation film 16 interposed therebetween.

If this planar power MOSFET is a product having a withstanding voltage of 1200V, the thickness of the N⁻ layer 11 is 100 μm , and that of the N⁺ buffer layer constituted of the active region 19 and inactive region 21 is 1.5 μm . The thickness of the N⁻ layer 11 is the thickness from the underside of the N⁻ layer 11 to the underside of the layer 12'. Since the other structure is the same as that of the trench power MOSFET, its description is omitted.

FIG. 8 shows a relationship between the depth from the underside of the wafer and the concentration of carriers. As FIG. 8 shows, the carrier concentration of the active region 19 is higher than that of the inactive region 21, while the carrier concentration of the inactive region 21 is higher than that of the N⁻ layer 11. In other words, the carrier concentration increases toward the drain electrode 20. The carrier concentration of the underside of the active region 19 is set to $3 \times 10^{17}/\text{cm}^3$ or higher in order to obtain good contact of the active region 19 with the drain electrode 20 formed on the underside of the active region 19.

FIG. 9 shows a relationship between the activation rate of the inactive region and the withstanding voltage of the device. As is seen from FIG. 9, the device decreases in withstanding voltage when

the activation rate of the inactive region 21 is 1% or less. This is because the ions, which are not activated but remain when they are implanted, cause crystal defects and the crystal defects generate carriers. Even when the activation rate is 30% or higher, the element decreases in withstanding voltage, because the field intensity varies greatly when a withstanding voltage is applied. It is thus desirable that activation rate X2 of the inactive region 21 satisfy the following expression (4), and it is the most desirable that activation rate X2 be 10%.

$$1\% \leq X2 \leq 30\% \quad \dots (4)$$

FIG. 10 shows a relationship between the depth of the substrate and variations in field intensity when a withstanding voltage is applied. In a withstanding voltage is applied state (in a switch-off state of the gate withstanding voltage-off), a depletion layer expands from the N⁻ layer 11 to the inactive region 21 as the applied voltage increases. As is seen from FIG. 8, the carrier concentration of the inactive region 21 is higher than that of the N⁻ layer 11 and the carrier concentration of the active region 19 is higher than that of the inactive region 21. The expansion of the depletion layer is therefore suppressed gradually, with the result that, as shown in FIG. 10, the field intensity of the power MOSFET of the second embodiment varies more gently than that of the

conventional power MOSFET.

In the second embodiment, too, it is desirable that integrated carrier concentration Y of the inactive region 21 satisfy the following expression:

5 $1 \times 10^{12}/\text{cm}^2 \leq Y \leq 1 \times 10^{15}/\text{cm}^2$ (see FIG. 4).

According to the second embodiment described above, the growth of a depletion layer is suppressed by forming an N^+ buffer layer of the active and inactive regions 19 and 21 having different electrical
10 activation rates of ions.

As compared with the prior art wherein the growth of a depletion layer is suppressed by thickening the N^+ buffer layer, the second embodiment of the present invention allows the N^+ buffer layer to be thinned and
15 hence power consumption can be suppressed when the switch is on.

Since the N^+ buffer layer varies in carrier concentration as shown in FIG. 8, the field intensity varies gently as shown in FIG. 10. Consequently, it is
20 possible to prevent carriers from being generated and thus improve the withstanding voltage of the device.

Since, moreover, a power MOSFET having a PT structure can be realized using a Raw wafer, its manufacturing cost can be decreased more than that of
25 a power MOSFET using an epi-wafer.

With the above second embodiment, a power MOSFET of a high withstanding voltage type of 500V or higher,

which has been considered to be difficult to form by a completely-activated N^+ buffer layer having a thickness of 3 μm , can be achieved.

[Third Embodiment]

5 The third embodiment of the present invention is directed to a power MOSFET having a PT structure in which only the inactive region suppresses the expansion of a depletion layer without any active region as described in the above second embodiment. In the third
10 embodiment, the description of the same structure as that of the second embodiment is omitted and only the structure different therefrom will be explained. The same constituting elements as those of the second embodiment are denoted by the same reference numerals.

15 FIG. 11A is a cross-sectional view of a trench power MOSFET according to the third embodiment. Referring to FIG. 11A, a method of manufacturing the power MOSFET will be discussed.

 First, the surface structure of a wafer is formed
20 as in the second embodiment, and then the underside of the wafer is polished to have a given thickness corresponding to a withstanding voltage of the device. In order to set the withstanding voltage of the device to, e.g., 1200V, the underside of the wafer is polished
25 such that the N^- layer 11 has a thickness of 100 μm .

 Phosphorus is ion-implanted into the underside of the wafer at an acceleration voltage of 50 keV and

a dose of $1 \times 10^{14}/\text{cm}^2$. Then, a drain electrode 20 of a metal film is formed on the underside of the wafer. After that, the resultant structure is thermally treated at a temperature of 500°C to activate the ions.

5 Thus, an incompletely-activated N^+ buffer layer 22 (referred to as an inactive region hereinafter) is formed between the N^- layer 11 and the drain electrode 20. The ion activation rate of the inactive region 22 is about 10%, for example. The thickness of
10 the inactive region 22 is about $1.5 \mu\text{m}$. If the thickness of the inactive region 22 is $3.0 \mu\text{m}$ or less, no heat damage is caused to the surface of the wafer.

The power MOSFET according to the third embodiment is not limited to a trench gate electrode but can be
15 a planar gate electrode.

FIG. 11B is a cross-sectional view of a planar power MOSFET according to the third embodiment. As FIG. 11B illustrates, a P-type diffusion layer 12' is formed on the surface of an N^- layer 11, and
20 an N^+ -type diffusion layer 13 is selectively formed on the surface of the layer 12'. A gate electrode 17 is formed on the N^- layer 11 with a gate insulation film 16 interposed therebetween. If this planar power MOSFET is a product having a withstanding voltage of
25 1200V, the thickness of the N^- layer 11 is $100 \mu\text{m}$ and that of the inactive region 22 is $1.5 \mu\text{m}$. The thickness of the N^- layer 11 is the thickness

from the underside of the N^- layer 11 to the underside of the layer 12'. Since the other structure is the same as that of the trench power MOSFET, its description is omitted.

5 The same advantage as that of the second embodiment can be obtained from the third embodiment. In the third embodiment, only the inactive region 22 allows the N^+ buffer layer to be formed. The number of manufacturing steps is therefore smaller than that of
10 the second embodiment; hence, the power MOSFET having a PT structure can easily be manufactured.

 The present invention is not limited to a two-layered N^+ buffer layer as described in the first and second embodiments. If it is possible to form an N^+
15 buffer layer whose carrier concentration increases toward the underside of the wafer without causing heat damage to the surface structure of the wafer, the N^+ buffer layer can be constituted of whatever number of layers.

20 The present invention aims at manufacturing a device having a withstanding voltage of 1200V. Various numeric values such as the thickness of the N^+ buffer layer and the conditions of ion implantation vary with a change in the withstanding voltage of the device.

25 Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to

the specific details and representative embodiments
shown and described herein. Accordingly, various
modifications may be made without departing from the
spirit or scope of the general inventive concept as
5 defined by the appended claims and their equivalents.

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:

a first diffusion region of a second conductivity
type formed on a surface of a semiconductor substrate
of a first conductivity type;

5

a second diffusion region of the first
conductivity type selectively formed on a surface of
the first diffusion region;

a gate electrode formed in or on the semiconductor
substrate with a gate insulation film interposed
therebetween;

10

an emitter electrode electrically insulated from
the gate electrode and selectively formed on the
semiconductor substrate;

15

an inactive region of the first conductivity type
formed on an underside of the semiconductor substrate,
the inactive region having incompletely activated ions;

an active region of the first conductivity type
formed on an underside of the inactive region, the
active region having highly activated ions;

20

an anode layer of the second conductivity type
formed on an underside of the active region; and

a collector electrode formed on an underside of
the anode layer.

25

2. A semiconductor device comprising:

a first diffusion region of a second conductivity
type formed on a surface of a semiconductor substrate

of a first conductivity type;

a second diffusion region of the first conductivity type selectively formed on a surface of the first diffusion region;

5 a gate electrode formed in or on the semiconductor substrate with a gate insulation film interposed therebetween;

a source electrode electrically insulated from the gate electrode and selectively formed on the semiconductor substrate;

10 an inactive region of the first conductivity type formed on an underside of the semiconductor substrate, the inactive region having incompletely activated ions;

an active region of the first conductivity type formed on an underside of the inactive region, the active region having highly activated ions; and

a drain electrode formed on an underside of the active region.

3. A semiconductor device comprising:

20 a first diffusion region of a second conductivity type formed on a surface of a semiconductor substrate of a first conductivity type;

a second diffusion region of the first conductivity type selectively formed on a surface of the first diffusion region;

25 a gate electrode formed in or on the semiconductor substrate with a gate insulation film interposed

therebetween;

a source electrode electrically insulated from the gate electrode and selectively formed on the semiconductor substrate;

5 an inactive region of the first conductivity type formed on an underside of the semiconductor substrate, the inactive region having incompletely activated ions; and

a drain electrode formed on an underside of the inactive region.

4. The semiconductor device according to claim 1, wherein an electrical activation rate X of the ions of the inactive region is expressed as $1\% \leq X \leq 30\%$.

5. The semiconductor device according to claim 2, wherein an electrical activation rate X of the ions of the inactive region is expressed as $1\% \leq X \leq 30\%$.

6. The semiconductor device according to claim 3, wherein an electrical activation rate X of the ions of the inactive region is expressed as $1\% \leq X \leq 30\%$.

20 7. The semiconductor device according to claim 1, wherein an integrated carrier concentration Y of the inactive region is expressed as $1 \times 10^{12}/\text{cm}^2 \leq Y \leq 1 \times 10^{15}/\text{cm}^2$.

8. The semiconductor device according to claim 2, wherein an integrated carrier concentration Y of the inactive region is expressed as $1 \times 10^{12}/\text{cm}^2 \leq Y \leq 1 \times 10^{15}/\text{cm}^2$.

9. The semiconductor device according to claim 3, wherein an integrated carrier concentration γ of the inactive region is expressed as $1 \times 10^{12}/\text{cm}^2 \leq \gamma \leq 1 \times 10^{15}/\text{cm}^2$.

5 10. The semiconductor device according to claim 1, wherein a carrier concentration of the active region is higher than that of the inactive region, and a carrier concentration of the anode layer is higher than that of the active region.

10 11. The semiconductor device according to claim 2, wherein a carrier concentration of the active region is higher than that of the inactive region.

12. The semiconductor device according to claim 1, wherein a total thickness of the inactive region and the active region is $3.0 \mu\text{m}$ or less.

15 13. The semiconductor device according to claim 2, wherein a total thickness of the inactive region and the active region is $3.0 \mu\text{m}$ or less.

14. The semiconductor device according to claim 3, wherein the inactive region has a thickness of $3.0 \mu\text{m}$ or less.

20 15. The semiconductor device according to claim 1, wherein a ratio Z of carrier concentration of the anode layer to that of the active region is given by $1 < Z < 100$.

25 16. The semiconductor device according to claim 1, wherein a carrier concentration of a surface area of

the anode layer, which contacts the collector electrode, is $1 \times 10^{18}/\text{cm}^3$ or higher.

17. The semiconductor device according to claim 2, wherein a carrier concentration of a surface area of the active region, which contacts the drain electrode, is $3 \times 10^{17}/\text{cm}^3$ or higher.

18. A method of manufacturing a semiconductor device, comprising the steps of:

forming a first diffusion region of a second conductivity type on a surface of a semiconductor substrate of a first conductivity type;

selectively forming a second diffusion region of the first conductivity type on a surface of the first diffusion region;

forming a gate electrode in or on the semiconductor substrate with a gate insulation film interposed therebetween;

selectively forming an emitter electrode on the semiconductor substrate;

polishing an underside of the semiconductor substrate;

forming an active region of the first conductivity type on the underside of the semiconductor substrate and an anode layer of the second conductivity type on an underside of the active region by heat treatment after ions are implanted into the underside of the semiconductor substrate, the active region having

highly activated ions;

forming a collector electrode on an underside of the anode layer after the ions are implanted into the underside of the semiconductor substrate; and

5 forming an inactive region of the first conductivity type between the semiconductor substrate and the active region by heat treatment, the inactive region having incompletely activated ions.

ABSTRACT OF THE DISCLOSURE

An N^+ buffer layer formed on the underside of
an N^- layer includes an inactive region having
incompletely activated ions and an active region having
5 highly activated ions. The carrier concentration of
the active region is higher than that of the inactive
region. In the inactive region, the electrical
activation rate X of the ions is expressed as
 $1\% \leq X \leq 30\%$. It is thus possible to achieve
10 a PT structure using a Raw wafer, which reduces
manufacturing costs and suppresses power consumption.




FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 8




FIG. 9




FIG. 10




FIG. 11A




FIG. 11B